ដោយអ៊ីនធឺរណិតរូបភាពបណ្ណសារ

**ការតភ្ជាប់ Broadband LNA សម្រាប់អ្នកទទួល UWB ដោយប្រើវិធីសាស្ត្រតំរែតំរន់កែប្រែ**

I. សេចក្តីផ្តើម។

Development of the high-speed wireless communication systems puts increasing request on integrated low-cost RF devices with multi-GHz bandwidth operating at the lowest power consumption and supply voltage. Ultra-wideband (IEEE 802.15.3a) appears as a new technology capable for high data transfer rates (up to 1 Gb/s) within short distances (10 m) at low power. This technology uses for some application such as wireless personal area networks (WPANs), providing an environment for transmission of audio, video, and other high-bandwidth data . One of the approach that have been proposed to use the spectrum of 3.1-10.6-GHz allocated for UWB systems, uses Orthogonal Frequency Division Multiplexin OFDM modulation with 14 sub-bands whichever occupies 528-MHz band width and a fast frequency-hopping scheme [1]. In OFDM, the sub-carrier f requencies are perpendicular to each other. This method eliminates the cross-talk between the sub-channels and accordingly inter-carrier guard bands are not necessary. Although the standard has not been perfected, a front-end wideband LNA is absolutely necessary regardless of the receiver architecture. The amplifier must meet several requirements, for example to interface with the preselect filter and antenna, the amplifier input impedance should be close to 50 over the desired UWB band. However sufficient gain with wide band width to overtop the noise of a mixer, low noise figure to improve receiver sensitivity, low power consumption to increase battery life, small die area to reduce the cost, unconditional stability and good linearity are important parameters. There is a close trade-off between them. Generally by improving one of them, the others are ruined.

II. Input stage

Common-gate and Cascode configurations are two kinds of methods usually used to design the input stage of LNA in CMOS circuits, while the Common-Gate and Cascode structure provide a wide-band and narrow-band input matching respectively. However Common-gate stage has an intrinsically high noise figure versus Cascode stage and the noise-canceling techniques must be used.

However input impedance is set by bias & W/L ratio. In fact this structure considers a degree of freedom for transconductance of transistor and also by choosing an appropriate load (a good combination of inductor and capacitors while considering the effect of parasitic capacitance and body), provides an available broadband input matching. This load must be proportional to r_ds1. Since gm alters, the input impedance and the matching bandwidth are approximately equal to the f_T of the device.

The parasitic transistor capacitance C_gs starts playing roles when the operating frequency starts to rise. In the narrow band application, a shunt inductor is added in the input stage to resonate with C_gsto enhance impedance matching at the desired frequency. However in most CMOS narrow band applications, cascode LNA with inductive degeneration is preferable but for isolating from the input to the output and omitting of the C_gd path, the Common-Gate LNA performs better reverse isolation and stability versus Common-Source LNA.

III. CIRCUIT DESIGN AND ANALYSIS

The proposed wide-band LNA is shown in Fig. 1. It consists of an input stage and a common source stage. Table 1 shows the design values of the proposed CMOS LNA. An off-chip bias-T provides the gate bias of M_3 and the DC current path of M_1. The series inductor L_4 further resonates with the input gate- source capacitance of M_3, resulting in a larger bandwidth and some residual peaking on the frequency response [17]. The parasitic capacitances of M_2

Fig. 1. Proposed broadband noise-canceling LNA

TABLE I

DESIGN VALUES OF THE PROPOSED CMOS LNA

L_in 4nH (W/L)3 135/0.18

L_0 0.5nH (W/L)4 37.5/0.18

L_1 4.5nH (W/L)5 45/0.18

L_2 2.5nH C_in,C_(out,) C_3 2PF

L_3 0.9nH C_1,C_2 1PF

L_4 2.2nH R_1 290Ω

L_5 0.8nH R_2 135Ω

(W/L)1 18/0.18 R_3 40Ω

(W/L)2 30/0.18

and M_3 make an LC ladder structure with inductor L_0. The DC load resistors R_1 and R_2 are combined with shunt peaking inductors L_1 and L_2 respectively to extend circuit bandwidth effectively [10]. The series peaking inductor L_2 also resonate with the total parasitic capacitances C_d2 and C_d3 at the drain of M_2 and M_3. Since the load resistor, R_3, is added to reduce the Q factor of L_3 for flat gain. The minimum channel length of 0.18μm is considered for all the transistors in the proposed circuit to minimize parasitic capacitances and improve frequency performance. The common source stage extends bandwidth, provides better isolation and increases frequency gain. In fact the input stage and the common source stage support low-frequency power gain and high-frequency power gain, respectively. The combination of both frequency responses lead to a broadband power gain. Transistor M5 also helps common source stage to increase and smooth frequency gain. Fig. 2 shows the effect of M5 on the S21 parameter.

Fig. 2 The effect of M5 on the S21 parameter

In Fig. 3 the effects of M1 as input stage are investigated. The simulated NF and S11 parameter is compared to the case with M1 is turned OFF. There is a close tradeoff between NF and S11. When M_1 is turned on, the NF is increased and S21 parameter is decreased with the same power dissipation and a similar bandwidth, but on the contrary an acceptable input matching will be achieved. Extra concentration should be given to the noise characteristics of the Common-Gate structure in the input stage, although transistor M_1 provides a wide-band matching, it has an intrinsically high noise figure.

Fig. 3. Simulated noise figure and input isolation with M1 turned ON and OFF.

In order to investigate the noise performance, the MOS transistor noise model with the channel thermal noise is used. As shown in Fig.4, neglecting the gate and flicker noises and assuming a perfect match in this analysis, the PSD of the channel thermal noise (i_(n,d)^2 ) ̅ is given as

(i_(n,d)^2 ) ̅=4KTγg_do ∆f=4KT γ/α g_m ∆f (1)

Where is the Boltzmann constant, is the absolute temperature in Kelvin, γ is the MOS transistor’s coefficient of channel thermal noise, α is defined as the ratio of the transconductance g_mand the zero-bias drain conductance g_ds and is the bandwidth over which the noise figure is measured respectively.

The following equations describe the noise figure by R_1, M_1, M_2 and M_3 that they contribute to the overall noise figure [1]

Fig. 4. Principle of the noise schematic

If the condition (2) is established the noise of M_1 is omitted [1].

g_m2 R_1=g_m3 R_s (2)

The following equations describe the noise figure by R_1, M_2 and M_3 that they contribute to the overall noise figure.

F_R1=(4KT〖R_1 g_m2〗^2)/(KTR_s (g_m3+〖g_m2 R〗_1/R_s )^2 )=R_s/R_1 (3)

F_M2=(4KTγ/αg_m2 )/(KTR_s 〖(g_m3+g_1m1 (Z_(L_R1 ) ‖r_o1 ) g_m2)〗^2 ) = γ/α 1/(g_m2 R_1 ) F_R1 (4)

F_M3=(4KTγ/α g_m3)/(KTR_s 〖(g_m3+g_m1 (Z_(L_R1 ) ‖r_o1 ) g_m2)〗^2 )=(4γ/α)/(〖g_m3 R〗_s 〖(1+R_s g_m1)〗^2 ) (5)

Thus, the total noise figure can be approximated as(6)

F_total=R_s/R_1 (1+γ/α 1/(g_m2 R_1 )) +(4 γ/α)/(〖g_m3 R〗_s 〖(1+R_s g_m1)〗^2 ) (6)

IV.SIMULATION RESULT

The circuit was simulated with 0.18μm TSMC library Hspice software. All simulations are done considering 50Ω input and output terminals. In Fig.5(a) gain power and reverse isolation of the LNA are simulated. The average gain power is approximately 14.5 dB with 0.7 dB ripple over the frequency range. The reverse isolation is less than -35dB. Fig.5(b) shows the noise figure, input and output isolation. The NF is less than 2.9 dB ,S11 is less than-14.8db and S22 is approximately less than -10dB.

(ខ)

Fig. 5.(a) Simulated gain power and reverse isolation (b) Simulated Noise figure, input isolation and output isolation

“Fig.6” shows the IIP3 of the circuit versus frequency.

Fig. 7. Measured IIP3 versus frequency

The results of this work are shown in “TABLE II” and are compared with recently published CMOS LNAs.

TABLE 2 PERFORMANCE SUMMARY

VI. CONCLUSION

This paper presents a new design of an UWB LNA structure based on a standard RFCMOS technology. Satisfactory input matching and noise performance are obtained after regarding the tradeoffs between the input impedance of the common-gate stage and its. noise performance. The measured noise figure is less than 2.9 dB over 3.1-10.6-GHz. A flat gain is worth mentioning in all LNA design and the simulated power gain is 14.5±0.7 dB.

សេចក្តីយោង

[1] Chih-Fan Liao, and Shen-Iuan Liu,” A Broadband Noise-Canceling CMOS LNA for 3.1-10.6-GHz UWB Receivers” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 2, FEBRUARY 2007

[2] Kuang-Chi He, Ming-Tsung Li, Chen-Ming Li, and Jenn-Hwan Tarng ,Parallel-RC Feedback Low-Noise Amplifier for UWB Applications IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–II: EXPRESS BRIEFS, VOL. 57, NO. 8, AUGUST 2010

[3] Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, Chung-Chih Hung and Chia-Min Chen” An Inductor-Coupling

Resonated CMOS Low Noise Amplifier for 3.1-10.6GHz Ultra-Wideband System” ©2009 IEEE

[4] Yang Lu, Kiat Seng Yeo, Alper Cabuk, Jianguo Ma, Manh Anh Do, and Zhenghao Lu” A Novel CMOS Low-Noise Amplifier Design for 3.1-to 10.6-GHz Ultra-Wide-Band Wireless Receivers” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS, VOL. 53, NO. 8, AUGUST 2006

[5] Ali Mirvakili,Mohammad Yavari,Farshid Raissi ” A linear current-reuseed LNA for 1-10.6 GHz UWB receivers” IEICE Electronics Express,Vol.5, No.21,908-914

[6] S. Stroh, “Ultra-wideband: multimedia unplugged,” IEEE Spectrum, vol. 40, no. 9, pp. 23-27, Sep. 2003.

[7] Vladimir Aparin and Lawrence E. Larson, Fellow, IEEE” Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers” IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 2, FEBRUARY 2005

[8] A. Batra et al., “Multi-band OFDM physical layer proposal,” IEEE 802.15-03/267r5, Jul. 2003.

[9] Shih-Chih Chen, Ruey-Lue Wang, Hslang-Chen Kuo and Ming-Lung Kung Chang-Sing Gao” The Design of Full-Band (3.1-10.6GHZ) CMOS UWB Low Noise Amplifier with Thermal Noise Canceling” Proceedings of Asia-Pacific Microwave Conference 2006.

[10] S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, “Bandwidth extension in CMOS with optimized on-chip inductors,” IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355, Mar. 2000.

[11] Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, Chung-Chih Hung and Chia-Min Chen” An Inductor-Coupling Resonated CMOS Low Noise Amplifier for 3.1-10.6GHz Ultra-Wideband System”

[12] Chunyu Xin, Edgar S´anchez-Sinencio” A LINEARIZATION TECHNIQUE FOR RF LOWNOISE AMPLIFIER”

[13] Jianyun Hu, Yunliang Zhu, and Hui Wu” An Ultra-Wideband Resistive-Feedback Low-Noise Amplifier with Noise Cancellation

in 0.18μm Digital CMOS” 978-1-4244-1856-5/08/$ 25.00 ©2008 IEEE

[14] J.-H. Lee, C.-C. Chen and Y.-S. Lin” 0.18 lm 3.1-10.6 GHz CMOS UWB LNA with 11.4_0.4 dB gain and 100.7_17.4 ps groupdelay” ELECTRONICS LETTERS 22nd November 2007 Vol. 43 No. 24

[15] C.-P. Liang, C.-W. Huang, Y.-K. Lin and S.-J. Chung” 3-10 GHz ultra-wideband low-noise amplifier with new matching technique” ELECTRONICS LETTERS 5th August 2010 Vol. 46 No. 16

[16] Hongrui Wang, Li Zhang, and Zhiping Yu, Fellow, “A Wideband Inductorless LNA With Local Feedback and Noise Cancelling for Low-Power Low-Voltage Applications” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS, VOL. 57, NO. 8, AUGUST 2010

[17] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits,1st ed. New York: Cambridge Univ. Press, 1998.

[18] Chunyu Xin, Edgar S´anchez-Sinencio” A LINEARIZATION TECHNIQUE FOR RF LOWNOISE AMPLIFIER”ISCAS 2004

[19] Ali Mirvakili, Mohammad Yavari” A Noise-Canceling CMOS LNA Design for the Upper Band of UWB DS-CDMA Receivers” Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on

[20] S. Galal and B. Razavi, “40 Gb/s amplifier and ESD protection circuit in 0.18 _mCMOS technology,” in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 480-481.